Relating 

Statistical 

MOSFET  Model  Parameter 

Variabilities 

to 

IC 

Manufacturing  Process 

Fluctuations  Enabling  Realistic 

Worst 

Case 

Design by Power, James A. et al.
306 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. I ,  NO. 3, AUGUST 1994 
Relating Statistical MOSFET Model Parameter 
Variabilities to IC Manufacturing Process 
Fluctuations Enabling Realistic Worst Case Design 
James A. Power, Member, IEEE, Brian Donnellan, Alan Mathewson, and William A. Lane 
Abstruct- The implementation of a viable statistical circuit 
design methodology requiring detailed knowledge of the vari- 
abilities of, and correlations among, the circuit simulator model 
parameters utilized by designers, and the determination of the 
important relationships between these CAD model parameter 
variabilities and the process variabilities causing them is pre- 
sented. This work addresses the above requirements by detailing 
a new framework which was adopted for a 2-pm CMOS technol- 
ogy to enable realistic statistical circuit performance prediction 
prior to manufacture. Issues relating to MOSFET modeling, the 
derivation of fast “direct” parameter extraction methodologies 
suitable for rapid parameter generation, the employment of mul- 
tivariate statistical techniques to analyze statistical parametric 
data, and the l i n g  of the CAD model parameter variations to 
variabilities in process quantities are discussed. In this approach 
the correlated set of model parameters is reduced to a smaller and 
more manageable set of uncorrelated process-related factors. The 
ensuing construction and validation of realistic statistical circuit 
performance procedures is also discussed. Comparisons between 
measured and simulated variabilities of device characteristics is 
utilized to demonstrate the accuracy of the techniques described. 
The advantages of the proposed approach over more traditional 
“worst case” design methodologies are demonstrated. 
I. INTRODUCTION 
HE semiconductor industry is constantly striving to op- T timize profits by increasing product yield and reliabil- 
ity while decreasing product development time and cost. 
Central to the achievement of these aims is the necessity 
to initiate so-called design for manufacturability (DFM) [ 13 
efforts. An integral component of any DFM activity entails 
the prediction, prior to manufacture, of both nominal circuit 
behavior and the expected process-induced statistical circuit 
performance spreads. Reported methodologies which can be 
used to predict statistical circuit performance spreads have 
been many and varied [2]-[8]. Some such methodologies, 
on which this work is based, involve statistical multivariate 
analyses of measured model parameter information gathered 
over a period of time from a relatively stable manufacturing 
process. These approaches have the advantage of being based 
on the analysis of the very parameters which the designers 
will use in circuit simulation. The model parameters are 
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relatively easy to extract and some may already be routinely 
recorded as part of the existing in-line process monitor tests. 
In addition, most if not all of the parameters can be extracted 
from standard parameter extraction test structures consisting 
of devices with a variety of drawn dimensions. Manipulation 
of this type of parametric data can enable the accurate and 
efficient prediction of device and circuit performance spreads 
which occur as a direct consequence of inevitable process 
disturbances. Ideally, in these schemes the measured correlated 
model parameter set is transformed into a much smaller 
and more workable set of independent factors either by a 
principal component analysis [6], [9]-[12] or by some related 
factor analysis [7]. Circuit simulation frameworks utilizing 
these factors and either a Monte Carlo analysis [6], gradient 
analysis [7], [13], or simply some worst case methodology 
will enable the accurate prediction of the required statistical 
circuit performance spreads. 
The accuracy of the circuit simulator device model and of 
its companion parameter extraction techniques is central to 
the feasibility of any circuit performance prediction method- 
ologies. If the model is being utilized to simulate analog 
circuits then it should be capable of adequately predicting 
device conductances as well as currents in all regions of 
device operation especially at low gate drives [14], [15]. 
Parameter extraction techniques for this model should be both 
accurate and efficient. Accurate model parameters will ensure 
that the best use is made of the model but the efficiency 
of the parameter extractions is also a major consideration 
for the purposes of gathering statistical parametric data in 
large quantities. Traditional parameter extraction procedures 
which employ optimization techniques [ 1614 181 are cer- 
tainly accurate but they are too time consuming and CPU- 
intensive to be practical for the proposed task. Parameter 
optimization may also introduce artificial correlations between 
the extracted model parameters. A more suitable means of 
acquiring parameter values is by the use of so-called “direct” 
parameter extraction methods [ 191-[2 11 utilizing analytical 
equation solving techniques formulated specifically for the 
model in use. 
The independent factors obtained from the analysis of 
device model parameters can be related to some underlying 
process fluctuations. It will be shown in this work that it is 
possible to identify the most significant process disturbances 
(i.e., variations in oxide thickness, line-width and doping) 
which are instrumental in causing specific MOSFET model 
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parameter variabilities and correlations. The subsequent defi- 
nition of relationships between the original model parameters, 
which are often empirical in nature, and the more physical 
process related quantities, forges an invaluable link between 
circuit design and process technology tasks. Specific critical 
model parameter variabilities can be traced back to process 
parameter fluctuations and it then becomes possible to improve 
circuit yield by tightening the controls of the process variables 
isolated. Furthermore, the process-related factors can be de- 
rived much more easily than the process variables themselves 
can be measured and this simplifies the task of monitoring the 
process. 
This paper describes the acquisition and statistical analysis 
of MOSFET model parametric information using as an exam- 
ple a 2-pm CMOS process and also suggests some methods 
by which the data obtained can be utilized to predict statistical 
device and circuit performance variabilities. The MOSFET 
model employed during this work will be detailed in Section I1 
along with its dedicated direct parameter extraction techniques. 
The analysis of the measured parametric data using a principal 
component analysis based technique and the derivation of 
relationships between model and process parameters will be 
summarized in Section 111. In Section IV various statistical 
and worst case circuit design procedures will be proposed and 
measured device performance variations will be utilized to 
validate them. Section V contains a summary and conclusions. 
11. MODEL AND PARAMETER EXTRACTION 
The first stage in successful parametric yield modeling 
must be the selection of a suitable MOSFET model and 
the subsequent definition of parameter extraction schemes 
appropriate for the collection of large amounts of parametric 
data as part of in-line process monitor tests. The model 
equations utilized were based on a previously published model 
[22] with certain modifications to allow accurate predictions 
of device transconductance, output conductance, substrate bias 
effects, and subthreshold behavior. Techniques for the extrac- 
tion of model parameters via optimization alogrithms were 
implemented and employed for model validation purposes. 
and 
1 
4 
However, this parameter extraction procedure with its large 
measurement requirements, its CPU demands, and the sheer 
amount of time involved was not suitable for inclusion into 
any in-line process monitor test framework. In order to 3chieve 
parameter extraction in a form appropriate for our appli- 
cation direct parameter extraction strategies were utilized. 
Direct parameter extraction requires the measurement of a 
minimized data set and the generation of parameter values 
via analytical equation solving techniques formulated for the 
particular model in use. Direct parameter extraction techniques 
are fast, accurate, and minimize instances of parameter ex- 
traction induced correlations as well as preventing parameters 
attaining unrealistic or unphysical values. These problems are 
a characteristic feature of parameter optimization techniques 
where parameters which have similar influence on device 
characteristics can interact or a parameter may be optimized 
to data measured in a region of operation in which it should 
have no relevance. Direct parameter extraction methodologies 
are however not as versatile i s  their optimization counterparts 
because knowledge of the model equations is inherently in- 
built into the procedures and model equation changes normally 
require significant reworking of these procedures. 
.) 
A. Model Equations 
The following ,are the MOSFET model equations for pre- 
dieting strong-inversion currents. The implementation of sub- 
threshold current is virtually the same as the BSIM1 [23] 
model. Table I lists and describes the relevant model parame- 
ters. In the strong-inversion region of operation 
! 
W 
IDS = U 0  x Fg x Fm x COX x - 
L 
x FV x Fq x VDSX (1) 
where the low-field mobility (UO) has units cm2/(V . s) and - 
the effective dimensions are given by 
W = Wdrawn + DW 
L = Ldrawn - 2 x LD. 
In (I) ,  
1 
Fg = 
1 + THETA x (VGS - fVFB) + TH2 x + THETAB x GAMMA X (JPHI - Vss - m) L 
Fm = 1 + LAMBDA x VDs + GG2 - GG (J---- ) 
1 
VDSX x U 0  x Fg x Fm FV = 
+ VMAX x L 
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where Xn = Yn = V G S ~  and with 2 x (V& - VON) 
(15) 
P x VDS - U 0  x cox x w VDS a=- - x- U 0  x Fg x Fm 4 x d P H I  - Vss THETA L THETA 
TABLE I B. Parameter Extraction 
MOSFET MODEL PARAMETERS 
Direct parameter extraction is not always an easy task. 
Name Comment Units Problems can arise where the model equations are complicated VFB Flat-band voltage V 
GAMMA Bulk threshold parameter VU2 and/or where it is impossible to decouple certain parameters 
PHI Surface Potential V which characterize similar effects. Care should be exercised 
LAMBDA Channel length modulation V-1 during the formulation of a model so as to ensure that fast 
noniterative forms of parameter extraction are possible. This TOX Oxide thickness m 
does not always happen and the effects of individual model U 0  Surface mobility cm2Ns 
VMAX Maximum carrier drift velocity m / S  
THETA Mobility modulation V-1 parameters cannot always be separated from each other. In 
THETAB Body effect mobility parameter V-' the case of the model employed in this work the direct 
GA2 Linear GAMMA parameter - extraction of linear, subthreshold, and certain saturation region 
TH2 VDS dependent mobility term 
SIGMA Static drain feedback 
SIGMAB Body effect static drain feedback 
GG Output conductance parameter 
NO Zero bias gate drive coefficient 
NDO VDS bias gate drive coefficient 
NBO VBS bias gate drive coefficient 
NC Weak inversion fitting parameter 
LD Channel length reduction parameter 
DW Channel width reduction parameter 
RSH Draidsource resistance parameter 
- 
V-' 
V-1 
parameters was relatively straight forward. Difficulties were 
encountered in the extraction of the remaining saturation 
region parameters and steps had to be taken to simplify 
the task. For the devices under analysis it was found, using 
parameter optimization, that setting the TH2 parameter to 
zero did not significantly affect the model's performance. 
Similarly it was determined that the parameter GG could be 
set to predefined values of 0.5 for n-channel devices and 
1.0 for p-channel devices. In addition, the parameters PHI 
and TOX were held at process dependent values during the 
extractions. 
The following is an example of the methodology used to 
extract model parameters in a direct fashion. In the linear 
region of operation at low drain-source biases the current 
equation can be simplified to become 
The threshold voltage is given by the expression 
VON = VTO + GAMMA 
x ( d = - m ) - G A 2  
x (PHI - VBS) - f ( v D S )  (8) 
P x VDS IDS = ~ 
where 
~ ( V D S )  =SIGMA x VDS THETA 
x (1 + SIGMAB x GAMMA 
X x (d-- dim)) (9) 
and 
VTO = ~ V F B  + PHI + GAMMA m. (10) Expression (13) can be written in a more general form as 
[191, [211 
The saturation voltage is 
VMAX x L 
VSAT = 
U 0  x Fg x F m  
U x (Xn - b)  ID^^ = Zn = n = 1 , 2 , 3  (14) 
(Yn - C) 
and 
- 
and 
(17) 
1 
THETA ' 
VDSX = min ( VDS, VSAT).  (12) 
In (4) and (10) the plus sign corresponds to n-channel devices 
and the minus sign corresponds to p-channel devices. These 
equations were found to be adequate for modeling devices 
from the 2-pm CMOS process used during this work. Further 
model enhancements were necessary, especially in saturation 
region modeling, to accurately characterize devices from a 
1-pm technology which has since been developed. 
c = f V F B - -  
Thus, three measurements Of device current ( I D S )  at three 
specially chosen biases (VGS) in the linear region of device 
operation can be used in solving three equations in three 
unknowns to yield values for u,b, and c. This is repeated 
for three substrate biases nominally 0.0 V, -/+2.5 V, and 
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-/+5 V. A typical biasing arrangement is shown below 
VGS~ = VON,,,,, f 0.4V 
vGS2 =vGS1 + VGMAX - VGSl 4 
vGS3 = VGSMAX. (18) 
In (18) V G ~ M A X  is usually +/-5 V. Threshold voltages 
(VON’s) are calculated from (16) and values of b at the 
three chosen substrate biases. Expressions (8) and (10) are then 
solved to calculate VFB, GAMMA, and GA2 parameters. The 
parameters THETA and UO, for each substrate bias, are next 
extracted from the previously calculated c and a values using 
(17) and (13,  respectively. These parameters in turn enable 
the calculation of the THETAB parameter. Thus, for a single 
device, 9 measurements of device current are sufficient to 
extract the VFB, GAMMA, GA2, UO, THETA, and THETAB 
parameters in a direct fashion. 
In the next stage of the direct extraction process the parame- 
ters LD and DW, in addition to a value for the drain and souce 
parasitic resistance parameter RSH (units ohms per square), 
are determined from U 0  and THETA values extracted from 
devices with different geometries [21]. A minimum of three 
devices must be involved in this case, with drawn geometries 
of 20/20 pm, 20/2 pm, and 4/20 pm forming this minimum set. 
Similarly, direct methods are utilized to extract the NO, NBO, 
NDO, NC, SIGMA, and SIGMAB parameters from 8 current 
measurements in the weak-inversion region of operation. A 
further three measurements of current in the saturation region 
of operation form the basis for completing the parameter 
extraction by determining the VMAX and LAMBDA param- 
eters. Table I1 details the entire direct parameter extraction 
process as performed in this work. Fig. 1 shows plots of 
measured and modeled I-V curves for p-channel and n- 
channel 20/2 pm devices where the model parameters were 
extracted using the direct parameter extraction techniques 
described in this section. These plots also include the data 
points which were measured as part of the quick (direct) 
extraction procedure. The agreement between measured and 
modeled data is quite reasonable even at very low gate drives 
with the mean error between measured and simulated device 
currents rarely exceeding 5%, thus validating the use of the 
direct extraction methodology. Both the measurement of the 
data required for the direct parameter extractions and the 
extractions themselves for five n-channel and five p-channel 
devices took less than 1 min on the parametric test system on 
which the software was installed. 
111. STATISTICAL PARAMETER ANALYSIS 
The parameter extraction methodologies described in the 
previous section were employed to extract MOSFET model 
parameter sets over some specially fabricated wafers. Rather 
than build up a collection of parameter sets over a pe- 
riod of time from the process under investigation, it was 
decided to extract the required model parameters from a 
set of wafers which were fabricated under conditions where 
selected process input variables were intentionally perturbed 
within the extremes of their expected limits. Some of the 
TABLE Il 
MOSFET DIRECT PARAMETER EXTRACTION SEQUENCE 
Input Region of 
Operation 
Stage Numberof 
per Device 
Number Measurements Parameters 
VFB, UO(W,L), 
1 THETA(L), 9 GAMMA, GA2, I-V Data Linear 
THETAB 
2 0 LD, DW, U0 UO(W, L) Linear 
3 0 RSH, THETA THF:(L), Linear 
4 8 NDO, SIGMA, I- V Data Subthreshold 
5 3 , AMRnA I-V Data Saturation 
NC, NO, NBO, 
SIGMAB 
VMAX, 
process inputs which were varied included gate oxidation 
temperature, poly CD (polysilicon linewidth), N-well implant 
dose, P-well implant dose, thfeshold voltage adjust implant 
dose, N+ and P+ source/drain implant dose, and well drive-in 
temperature. In all, over 800 complete model parameter sets 
were measured, corresponding to the different process splits 
or perturbations. Similar results to those achieved from these 
wafers would be expected from the analysis of parametric data 
measured, for example, over a 6-monthly period from the same 
manufacturing process without intentional process variations 
* 
being introduced. 1 
A. Methodology 
The measured parameter sets were then screened and any 
outliers in the data were eliminated. In the approach utilized 
here, parameters outside of their valid acceptable limits were 
first excluded and next parameter sets containing any param- 
eter value outside of its +/-4r~ bounds were also deleted. 
This brought the number of remaining parameter sets in this 
example to just over 700. Parametric information, including 
parameter means, medians, variances, and distribution types 
were next determined. In the case of the MOSFET model 
parameters investigated, most of the distributions were either 
Gaussian or could be easily transformed so that they could be 
represented by Gaussian distributions. For example, some of 
the subthreshold parameters exhibited log-normal distributions 
and were transformed. Measured histograms of the low-field 
mobility parameter (UO) and flat-band voltage parameter 
(VFB) are shown in Fig. 2. These distributions are, for all 
practical purposes, Gaussian. Measured parameter means and 
standard deviations for n-channel and p-channel parameters 
for the 20/20 pm device are listed in Table I11 where the RSH 
parameter has been converted into an RDS parameter with 
units of ohms. 
Accurate statistical circuit design or worst case design 
techniques can be quite difficult to implement if they are 
derived in terms of the model parameters. Inaccuracies usually 
occur as a direct consequence of the model parameters being 
treated as independent quantities in the interest of simplic- 
ity. Measured model parameters from most circuit simulator 
models, especially models of an empirical or semi-empirical 
nature, can be correlated with each other and in many cases 
- 
’ 
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WGSl (Volts) IVGSI (Volts) 
( 4  
m a 2 1oou 
a 1ou 
Y 
v) 
’%.O 1.0 2.0 3.0 4.0 5.0 
IVDSI (Volts) 
(D 
Fig. 1. Measured (xxx) and simulated (-) characteristics for 20/2-pm p-channel and n-channel devices. (a), (b), (c) p-channel devices. (d), (e), (0 
n-channel devices. Data utilized in direct parameter extractions is shown by the full circles. 
highly correlated. Fig. 3 contains a scatter plot of measured 
VMAX and LAMBDA parameters for the 20/2-pm n-channel 
device. The parameters are negatively correlated having a 
correlation coefficient of -0.82. In the compilation of a worst 
case model parameter set, based only on setting worst case 
parameter limits in order to maximize device current or output 
conductance, one would be tempted to couple a high value 
of LAMBDA with a high value of VMAX. This situation is 
unlikely to occur as can be seen in the scatter plot. Many 
such situations can occur in the construction of worst case 
parameter sets because of the complicated interdependencies 
which can exist between model parameters. Ignoring parameter 
correlations usually results in worst case parameter sets leading 
to over pessimistic circuit performance spreads [ 101 which 
may in turn overcomplicate the circuit design procedure or 
wrongly suggest that a valid design could operate outside some 
of its performance specification limits. 
In this work we employ a multivariate statistical technique 
called principal component analysis (PCA [24]) to examine 
the relationship between a set of n correlated parameters 
( P I ,  P2, . . . , Pn). PCA can effectively transform any set of 
parameters, and the complex relationships which exist between 
them, into a much more manageable set of uncorrelated quan- 
tities called principal components. The number of principal 
components (m) generally required to adequately represent a 
set of correlated Parameters is much less than the original num- 
ber of parameters which existed in the first place (i.e., m << n), 
thus making the principal components substantially easier 
to manipulate. The mathematical details associated with the 
derivation of the principal components are provided elsewhere 
[9], [lo], and [24]. Additionally we have found it necessary 
to further transform the selected principal components into a 
set of rotated components or factors (X’s) using a VARIMAX 
[25] orthogonal rotation. This is done because we have found 
that the rotated components prove to be easier to interpret 
than the principal components. Using this scheme any model 
parameter can now be expressed as a linear combination of 
the independent components 
m 
Pa = G j X j  , 
j=1 
a = l tonwherem << n 
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250 
n 
. 
ool 
; 100 
50 U -0.10  0.00 
VFB-P (Volts) 
(b) 
250 
UO-N (cm**2.0/Volt-s) 
(C) 
UO-P (cm* *2 . O/Volt-s ) 
(d) 
Fig. 2. 
UO. (c) p-channel U 0  parameter. 
Measured distributions of n-channel flat-band voltage parameter VFB. (a) p-channel VFB parameter. (b) n-channel low-field mobility parameter 
where both the components and the parameters have been 
normalized to have a mean of zero and unit standard devi- 
ation. In (19) the aij coefficients are actually the correlation 
coefficients between the model parameters and the transformed 
components. These coefficients lie in the range -1 to +1 and 
are derived from the combination of PCA and VARIMAX 
transformations. An aij value with a magnitude close to unity 
implies a significant relationship between parameter Pi and 
component Xj while the opposite applies if aij is close to 
zero. The purpose of the VARIMAX transformation was to 
force all of the aij  coefficients as close as possible to +/-I 
or 0 so as to facilitate the interpretation of the components. 
By inverting the matrix of aij values as they appear in (19) 
expressions can be derived by which component values can 
be derived from any set of parameters. 
B. Interpretation of Factors 
Intuitively, the independent components should be related 
to the process steps or parameters whose variabilities are 
the root causes of the model parameter variations and cor- 
relations. Using a combination of information concerning the 
process settings under which the test wafers were fabricated, 
process monitor data gathered from these same wafers, and 
knowledge of the theoretical physical basis for the device 
model parameters, we hoped to identify the individual in- 
dependent components as soon as they were derived. The 
analysis described above was performed on a set of parameters 
gathered from devices with a drawn width of 20 pm and 
drawn lengths of 2 pm, 4 pm, and 8 pm. For simplicity and 
without compromising model accuracy noticeably, the param- 
eters THETAB, SIGMAB, and NBO were eliminated from the 
analysis by being set to their mean measured values. The oxide 
thickness parameter (TOX) was added to the experiment by 
setting it to a nominal measured value for each programmed 
value of gate oxidation temperature. In all, the total combined 
parameter set contained 75 parameters (i.e., n = 75). The 
parameter set contained 25 CMOS parameters for each device 
geometry containing 12 n-channel parameters, 12 p-channel 
parameters, and a TOX parameter. The remaining 8 model 
parameters for each polarity were effectively eliminated from 
~ 
, 
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0.14- 
0.12 
TABLE 111 
MEASURED PARAMETER MEANS AND 
STANDARD DEVIATIONS FOR 20/2-Llm DEVICES 
0 
0 
Units Standard Deviation Parameter Mean 
THETAB-N -0.0890 0.0072 V-1 
GAMMA-N 1.1867 0.0778 VU2 
GA2-N 0.0558 0.0102 - 
VFB-N - 0.8 704 0.0196 V 
SIGMA-N 0.0103 0.0025 - 
SIGMAB-N 1.8262 0.2566 V-1 
NO-N 1.8125 0.0506 - 
NBO-N 0.1491 0.0209 V-1 
VMAX-N 152311 3202 d S  
LAMBDA-N 0.1871 0.0144 V-1 
RDS-N 75.0 7.4 R 
THETA-N 0.0625 0.0019 V-1 
LD-N 0.41 11 0.0454 Pm 
DW-N -0.0351 0.0690 Pm 
THETAB-P 0.1683 0.0138 V-1 
GAMMA-P 0.4264 0.0240 V I P  
GA2-P 0.0108 0.0038 - 
VFB-P 0.0529 0.05 1 1 V 
SIGMA-P 0.0510 0.0093 - 
SIGM AB-P 0.0844 0.1801 V-’ 
NO-P 1.6141 0.0577 - 
NBO-P 0.1123 0.0258 v- 
VMAX-P 96827 17878 d S  
LAMBDA-P 0.4936 0.1500 V-1 
RDS-P 147.8 14.2 R 
THETA-P 0.1260 0.0050 V-l 
LD-P 0.3964 0.0455 Pm 
DW-P -0,0779 0.0603 Pm 
uo-P 268.6 5.0 cm2 N s  
UO-N 642.7 11.7 c m Z N s  
W - N  h / s )  
Fig. 3. Scatter plot of n-channel VMAX and LAMBDA parameters 
(p  = -0.85). 
the analysis by setting them to default values as mentioned 
above and in Section 11. A PCA analysis of the parameter 
correlation matrix (R)  determined that almost 81% of the 
variance of the 75 model parameters was accounted for by 
the first 7 principal components. These principal components 
were retained (m = 7) and subjected to VARIMAX orthogonal 
Parameters 
!T n I i
~VPl t *- \  
Independent 
Components - uncorrehted 9l 
b 
Fig. 4. General K A  and VARIMAX transformation framework. 
rotations in order to calculate the required a;j coefficients. 
A graphical representation of the transformation process as 
it refers to this example is shown in Fig. 4. Table IV lists 
these coefficients for the 20/2-pm device only. The individual 
parameter variances accounted for as a result of utilizing the 
7 rotated components are also included in this table. The 
percentage variances attributed to each of these components, 
indicating their relative importance, are also given. 
Scatter plots of the 4 most important rotated components 
versus parameters with which they are strongly correlated 
are shown in Fig. 5. Component XI ,  X2, X3, X4, X5, XS, and 
X7 are strongly related to the n-channel GAMMA body 
effect parameters, the channel length reduction parameters 
(LD’s), p-channel flat-band voltage parameters (VFB’s), n- 
channel low-field mobility parameters (UO’s), channel width 
reduction parameters (DW’s), n-channel flat-band voltage 
parameters, and n-channel drainlsource parasitic resistance pa- 
rameters (RDS’s) respectively. As was previously mentioned, 
the components are normalized to have zero mean and unit 
standard deviation and component scores for each parameter 
set were obtained by inverting the system of equations given 
in (19). As an example the following expressions can now 
be written for the normalized n-channel THETA parameter 
and the normalized p-channel LAMBDA parameter associated 
with the 20/2-pm device. 
THETA A-norm 
= 0.64X1 - 0.03x2 - 0.03X3 + 0.57x4 
- O.2Ox5 - 0.05Xtj - 0.23x7 (20) 
LAMBDAP-norm 
= -0.48X1 - 0.27x2 + 0.67X3 + 0.17X4 
+ 0.07x5 - 0.06X~ - O.13X7. (21) 
By investigating scatter plots (e.g., Fig. 5) ,  and by examining 
main effect plots such as those in Fig. 6, the 7 components 
were identified as being due to variations in gate oxide 
thickness (XI = -XATOX), channel length reduction (X2 = 
-XAL) ,  threshold voltage adjust implant (X3 = -XAVT), P- 
well implant (X4 = - X A ~ W E L L ) ,  channel width reduction 
(X5 = XAW),  n-channel flat-band voltage ( X S  = X A V F B N ) ,  
and drainlsource junction depth ( X ,  = XAXJ).  Fig. 6(a) is 
a plot showing X1 averaged over certain wafers where the 
gate oxidation temperature (and thus gate oxide thickness) 
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TABLE IV 
THE a, COMFTNENT SCORES FOR THE 20/2-p m DEVICES 
Parameter (29.1%) xz (13.3%) XJ (14.9%) x4 (6.1%) x5 (7.6%) x6(4.1%) x7 (5.5%) VaIianCe 
GAMMA-N -0.95 0.16 0.00 -0.10 0.12 -0.09 0.01 96.2% 
GA2-N 0.34 -0.69 -0.20 0.20 -0.01 -0.15 0.23 75.1% 
VFB-N 0.42 -0.45 -0.06 0.09 -0.00 0.64 0.152 82.6% 
SIGM A-N 0.04 -0.83 0.03 0.06 -0.05 -0.11 0.18 74.5% 
NO-N -0.97 0.09 0.04 -0.07 0.11 -0.05 0.05 96.7% 
VMAX-N -0.01 0.32 -0.10 0.00 -0.01 -0.08 -0.63 5 1.8% 
LAMBDA-N -0.05 -0.52 0.03 0.33 0.03 -0.07 0.52 66.1% 
RDS-N; -0.38; 0.11 0.13 -0.36 0.28 -0.10 0.72 80.5% 
THETA-N 0.64 -0.03 -0.03 0.57 -0.20 -0.05 -0.23 8 1.5% 
LD-N 0.13 -0.95 0.06 -0.08 -0.13 0.00 -0.03 94.2% 
DW-N 0.11 0.03 -0.10 -0.05 -0.93 -0.07 -0.00 89.2% 
UO-N 0.20 0.43 0.06 0.72 0.05 0.15 -0.01 77.4% 
GAMMA-P -0.75 0.54 0.13 -0.00 0.03 -0.04 0.10 88.2% 
GA2-P 0.59 -0.03 -0.45 -0.12 -0.06 0.23 -0.14 63.4% 
v m - P  0.20 0.10 -0.93 -0.05 -0.13 0.15 -0.01 95.6% 
SIGMAP 0.08 -0.86 -0.40 0.08 0.02 0.10 -0.08 92.3% 
NO-P -0.18 -0.50 -0.71 0.07 -0.05 0.10 -0.02 79.5% 
VMAX-P 0.47 0.17 -0.73 -0.17 -0.07 0.14 ~ 0.10 85.2% 
LAMBDA-P -0.48 -0.27 0.67 0.17 0.07 -0.06 . -0.13 80.8% 
RDS-P -0.62 0.22 0.40 ~ -0.01 0.17 -0.12 0.47 85.3% 
THETA-P 0.78 -0.10 -0.53 -0.16 -0.10 -0.02 -0.18 96.0% 
LD-P 0.2 1 -0.91 0.14 0.01 0.09 0.13 -0.04 92.6% 
DW-P 0.16 -0.11 -0.14 0.05 -0.88 0.06 -0.16 85.4% 
uo-P 0.06 0.18 -0.75 0.09 I -0.03 -0.23 -0.16 68.1% 
TOX -0.93 0.12 0.07 0.19 0.08 -0.17 0.17 98.0% 
- 
was varied, Fig. 6(b) is a similar plot showing the relationship 
between wafer-averaged X3 values and threshold voltage 
adjust doses. Having interpreted the components any parameter 
can be represented as a linear combination of the named 
components. Ignoring aij coefficients with small magnitudes 
(< 0.1) we can represent the normalized n-channel 20/2-pm 
LAMBDA as 
LAMBDAB-norm 
Not surprisingly expression (22) suggests that the variation in 
this channel length modulation parameter depends on varia- 
tions in channel length, P-well implant, and junction depths. 
It is important to note that, as indicated by the final column 
of Table IV, not all of the variability of each individual model 
parameter can be recreated by the 7 chosen components. Thus 
when these components, and the aij coefficients contained 
in Table IV, are being employed to predict model parameter 
variations, allowances must be made to reintroduce any lost 
parameter variabilities. One solution to this problem would be 
to adjust the aij components to become 
where var Pi is the percentage variance of parameter Pi which 
is accounted for by the 7 retained components as it appears for 
example in the last coidmn of Table IV. This will result in the 
components being not strictly uncorrelated but any correlations 
introduced will be minor. 
i IV. WORST CASE MODEL GENERATION 
The original set of 75 (3 geometries) correlated device 
model parameters has been effectively reduced to become a 
group of 7 uncorrelated process-related components by the 
transformations described in the previous section. The defi- 
nition of worst case or statistical circuit design techniques in 
terms of these independent components is far easier to perform 
model parameters. The two main reasons for this simplification 
are firstly that troublesome correlations are eliminated and 
secondly the dimensionality of the problem can be considered 
to have been reduced from 75 to 7. The main purpose of 
this work has been to produce a framework for producing 
realistic worst-case model parameter sets from which de- 
vicekircuit performance limits could be predicted accurately. 
Such a scheme will be detailed here. Relationships between 
the variabilities of the often empirical model parameters and 
variations in some core process parameters were also sought 
so as to allow for the Wssibility of linking devicekircuit 
performance variabilities directly to these process parameters. 
Improvements in circuit yield brought about through the 
tightening of the controls of an identified process variable 
would be an obvious advantageous outcome of the derivation 
of such relationships. More rigorous statistical circuit analyses 
based on the manipulation of the independent components can 
also be an option, two such methods are briefly detailed. 
than if similar analyses had been derived for the original - 
- 
i 
B. Worst Case Analysis 
In this analysis a set of component scores was generated 
corresponding to all possible combinations of the each of 
the 7 components set to +/ - 2.5 (i.e., +/ - 2.50 since 
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Fig. 5. Scatter plots of components X I ,  X s ,  X S ,  and X s  versus the parameters with which they are highly correlated. 
= 1 in this case). In all there were 27 (128) combinations 
of the 7 components. Next (19) and (23) are used to map 
the component scores onto 128 sets of normalized model 
parameter scores corresponding to 75 parameters each. The 
measured parameter means and standard deviations previously 
recorded are then utilized to denormalize the parameters. These 
128 “corner” model parameter sets must now be reduced into 
a set of 2 “worst case” parameter sets. The following function 
is evaluated for each of the parameter sets 
. (24) F ( p )  = f: ( B1lDSk I B2gdsk  I B 3 g m k )  
IDSnom Sdsnom gmnom 
In (24) B1,Bz, and Bg are weighting coefficients (usually 0 
or l), and the model equations are employed to calculate the 
I D S ,  g&, and gm simulated device characteristics at any of 
the p biases. The nominal characteristics in the denominators 
in (24) correspond to those simulated with the parameters set 
to their nominal values (i.e., X ’ s  = 0 in (19)). The parameter 
sets corresponding to the maximum and minimum instances of 
F ( P )  are chosen to be the required two worst case parameter 
sets. For the analysis of certain digital circuits B2 and B3 
may be set to 0 and only one bias point for each device 
polarity (i.e., p = 2 where V& = VDS = +/ - 5 V) 
may have been employed in the determination of the F ( P )  
values. Such a simplistic analysis may not be sufficient in 
analog applications where the device conductances and other 
device biasing arrangements can not be ignored. The worst 
case parameter sets generated in this work were aimed at 
analog applications, B1 to B3 were set to 1 and p was set 
to 10 (5  biases were considered adequate for both n-channel 
and p-channel20/2-pm devices). The particular biases utilized 
included both low and high gate drives and involved the device 
being biased in both linear and saturation regions of operation. 
With the above conditions calculated F ( P )  values would have 
a nominal value of 30 ( p  = 10 and B1 + Ba + B3 = 3). The 
parameter sets associated with the maximum and minimum 
instances of F ( P )  were deemed to be the required worst case 
parameter sets. In this experiment the maximum and minimum 
F ( P )  values were approximately 50 and 17, respectively. 
Certain device currents and conductances were recorded 
from each of the sites from which the initial parameter 
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Fig. 6. (a) Wafer averaged XI values gate oxide temperature. (b) Wafer 
averaged X3 values versus threshold voltage adjust dose. 
extractions were performed. These device characteristics were 
then used to aid in the validation of the worst case parameter 
sets. Fig. 7 shows the measured distributions, and predicted 
nominal and worst case instances (wc-hi and wc-lo), of device 
current, output conductance, and transconductance for an n- 
channel 2012-pm device biased at V& = +3V,  VDS = +4V 
and VBS = OV. Fig. 8 shows similar information for a p- 
channel 2012 pm device biased at VGS = -1.3V, VDS = 
-3 V, and VBS = 0 V. In both cases the simulated worst case 
bounds gave a very good indication of the actual range of 
operation for the device performances concemed. A compar- 
ison between the worst case models produced by the method 
reported in this document and a more traditional worst case 
analysis approach is possible by considering Fig. 9. This 
graph contains a measured histogram of measured transcon- 
ductance for the p-channel 20/2-pm device biased at VGS = 
- 3 v , V ~ s  = -4V, and VBS = +5V. The proposed upper 
and lower worst case limits (wc-hi and wc-lo), are again accu- 
rate while the other approach, where the individual parameters 
are set to +/ - 2.5~7 limits so as to maximize and minimize 
GDS (Mhos) 
(b) 
200 
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wc-lo 
I 
>r 
G 
g 100 
0)  
U 
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0 
5.5e-04 
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-05 
- 
I 
GM (Mhos) 
(c) 
Fig. 7. Measured distributions of n-channel current, output conductance, and 
transconductance for the bias indicated with predicted nominal and worst case 
instances shown. (a) Current. (b) Output conductance. (c) Transconductance. 
device current (wwc-hi and wwc-lo) are far too pessimistic 
because of the fact that parameter interdependencies were 
overlooked. 
~ 
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Fig. 8. Measured distributions of p-channel current, output conductance, and 
transconductance for the bias indicated with predicted nominal and worst case 
instances shown. (a) Current. (b) Output conductance. (c) Transconductance. 
B. Correlated Monte Carlo Analysis 
Another more rigorous way to predict the statistical spread 
in the performance of a particular device or circuit would be to 
perform a Monte Carlo analysis of the circuit under analysis 
and to examine the predicted performance distribution. This 
can be done by constructing parameter sets where the parame- 
ters are allowed to vary independent of one another (randomly) 
in accordance with their measured distributions. However, a 
Monte Carlo analysis of a device or circuit performance using 
these “random” model parameter sets can lead to inaccurate 
results [9], [IO], and [26] because the parameter correlations 
are neglected. This problem can be overcome by randomly 
generating component sets (i.e., X’s)  and converting them 
to parameter sets, where measured parameter correlations are 
included, using (19). A Monte Carlo analysis in terms of these 
“correlated” parameter sets will be much more successful. The 
disadvantage of a Monte Carlo analysis is that the number of 
simulations required can be prohibitive in the case of large 
circuits. One hundred simulations [26] is often suggested as 
the minimum required in such an analysis. Fig. 10 shows 
measured and simulated distributions of drain current for 20/2- 
pm n-channel devices biased with VGS = V’S = 5V. 
Included among the simulated curves, scaled accordingly so as 
to appear with the measured data, are the results of performing 
Monte Carlo simulations employing 100 random and 100 
correlated parameter sets. The correlated model parameter sets 
predicted a standard deviation of 221 pA which is in good 
agreement with the measured variation (240 PA). The random 
model parameter sets predicted a distribution with a standard 
deviation of 190 pA with the reduced accuracy being attrib- 
utable to the exclusion of model parameter interdependencies. 
Random Monte Carlo analyses can lead to situations where the 
predicted performance distribution can be too tight (as in this 
case) or too loose depending on the correlations which exist 
between the model parameters to which this performance is 
sensitive [IO]. 
C. Gradient Analysis 
Another approach which has been proposed [7], [ 131 which 
leads to a more efficient prediction of a devicekircuit per- 
formance spread is a methodology entailing a gradient or 
sensitivity analysis of the performance under examination 
(2) and utilizing the factors identified by the PCA discussed 
earlier. The standard deviation in 2 can be predicted using 
the following expression 
involving the gradients of the performance (2) with respect to 
the process-related independent factors (X’s). Expression (25) 
is valid once the factors are uncorrelated and assuming that the 
relationship between the devicelcircuit performance and the 
factors can be approximated as being linear. The determination 
of BZ necessitates a minimum of m + 1 simulations and since 
in this work we have defined 7 factors a total of 8 simulations 
are required to estimate the variance in any performance. This 
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The inner worst case limits are generated from the independent components and the outer worst case limits are generated utilizing the original parameter 
ignoring parameter correlations. 
compares very favorably with the 100 or more simulations 
needed in the Monte Carlo analysis previously described to 
collect the corresponding information. Fig. 10 also includes a 
curve obtained with this methodology to predict the variability 
of the device current analyzed, the mean in this case was 
achieved by setting all device parameters to their mean values 
(i.e., X ’ s  = 0). The simulated performance variation (219 
PA) is in very close agreement to the correlated Monte Carlo 
case but at a much reduced simulation cost (8 as opposed to 
100). Parameter gradients or sensitivities could also have been 
utilized to perform a similar task. In (25) 
where 
- dPa ax, - ai, 
If the circuit simulator in use has a parameter sensitivity 
analysis option then (25) to (27) can be combined to predict 
02 so that the m + 1 simulations referred to by (25) do not 
have to be explicitly performed. The simulator would however 
require the information referred to in (27) as input. 
V. CONCLUSIONS 
An efficient methodology by which device model parameter 
variabilities and correlations can be related to the statistical 
process variations causing them has been developed and 
demonstrated. Statistical MOSFET parametric data from a 
CMOS process was gathered with the aid of specially for- 
mulated parameter extraction techniques employing analytical 
equation solving procedures. Multivariate statistical techniques 
including principal component analysis techniques were em- 
ployed to convert the correlated model parameter set into 
a much smaller set of independent process-related factors. 
Worst case and more robust statistical circuit evaluation tech- 
niques, constructed utilizing these uncorrelated factors, have 
2ooy Random Monte Carlo 1 ’ N-channel2OL2p-n v,, = 0.ov 
V, = 5.0V 
Vm = 5.0V 
p-7  
2. Be-03 3.4e-03 
IDS (Amps) 
Fig. 10. 
with predicted distributions also shown. 
Measured distribution of n-channel current at the bias indicated 
been detailed. These techniques are far simpler and more 
easily implemented than techniques performed utilizing the 
original model parameters because troublesome correlations 
are avoided and there are far less process-related factors than 
model parameters leading to a reduction in the dimensionality 
of the problem. Measured. variations in device currents and 
conductances have been employed to validate the accuracy of 
various procedures which have been proposed. Furthermore, 
important relationships were determined between the empirical 
but readily measured model parameters and the underlying 
process variabilities which may not be so easy to monitor. 
Thus, vital links have been identified between the CAD 
model parameters used by circuit designers and the process- 
related variables understood by the process engineers. This 
in tum enables the possibility of circuit yield improvements 
by tightening the control on certain process variables isolated 
by the analysis and also identifying those process variables 
for which less or reduced control is required, thus reducing 
process complexity and widening process windows. 
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